

Compal Confidential

EL4C1 & EL451 (C340/S540-14)

DIS M/B Schematic Document

Intel Whiskey Lake Processor with DDR4


MX110 (23x23mm)

2018-10-18

LA-H081P

REV : 0 . 3

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title Cover Page		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
				Custom	LA-H081P	0.2
				Date:	Monday, October 22, 2018	Sheet 1 of 53



Voltage Rails

State	power plane	B+	+5VALW +3VALW +1.8VALW +1.05VALW	+1.2V +2.5V	+5VS +3VS +1.05VS_VCCSTG +VCC_CORE +VCC_GT +VCC_SA +1.05VS_VCCIO +1.8VS +0.6VS
S0		O	O	O	O
S3		O	O	O	X
S5 S4/AC		O	O	X	X
S5 S4/ Battery only		O	X	X	X
S5 S4/AC & Battery don't exist		X	X	X	X

BOM Structure Table

Item	BOM Structure
DIS Only Components	DIS@
UMA Only Components	UMA@
HDMI Logo	45@
Touch Screen	TS@
Memory Down - SDP Package	SDP@
Memory Down - DDP Package	DDP@
GPU GC6 Components	GC6@
Un-Mount GPU GC6 Components	NOGC6@
Colay SATA/PCIE on M2	SSD_DET@
EMI Category	EMI@
ESD Category	ESD@
RF Category	RF@
Test Point	TP@
Keyboard BackLight	KBL@ NOKBL@
Project select	S540@ S340@ C340@
OneKeyBattery	ONEKEY@ NON_ONEKEY@
Intel CNVi	CNVi@ NONCNVi@
GPU select	N17S_G0@ N17S_G2@ N16S@ N17S@
Connectors	ME@

Item	BOM Structure
X4E	X4ES540@ X4EC340@
On Board RAM	MD@
no On Board RAM	NO_MD@
On Board RAM X76 Resistors	X76RAM@
DRAM (Hynix 4GB)	H4G_S540@
DRAM (Micron 4GB)	M4G_S540@ S4G_S540@
VRAM (Hynix 4GB)	H4G_VRAM@ H4G@ H4G_R1@ H4G_R3@
VRAM (Samsung 4GB)	S4G_VRAM@ S4G@ S4G_R1@ S4G_R3@
VRAM (Micron 4GB)	M4G_VRAM@ M4G@ M4G_R1@ M4G_R3@

USB 2.0 Port Table

Port	External USB Port
1	USB2/3 Port (IO - 1)
2	USB2/3 Port (IO - 2)
3	USB2/3 Port (Type-C)
4	Touch Screen
5	
6	Camera
7	Fingrt Print
8	
9	
10	NGFF WLAN+BT

USB 3.0 Port Table

Port	
1	USB2/3 Port (IO - 1)
2	USB2/3 Port (IO - 2)
3	USB2/3 Port (Type-C)
4	
5	
6	

PCIe Port Table

Port	Lane	
1		
2		
3		
4	0	
5	0	
6	1	DGPU
7	2	
8	3	
9	3	
10	2	
11	1	SSD1
12	0	
13	0	CardReader
14	0	NGFF WLAN+BT
15	1	
16	0	SSD2

SATA Port Table

Port	
0	
1A	SSD1
1B	
2	SSD2

EC SM Bus1 address EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011x 16h	NCT778W	1001 100x 98h
		thermal sensor	1001 101ab 21h

PCH SM Bus address GPU SM Bus address

Device	Address	Device	Address
DDR_4DIMM1	1010 000x A0h	Internal thermal sensor	1001 111x 9Eh
Touch_Pad			

SMBUS Control Table

	SOURCE	DGPU	BATT	CHARGER	NECP388	SODIMM	TP	PCH	G-SENSOR	THM sensor
EC_SMB_CK1 EC_SMB_DA1	NECP388 +3VL	X	V +3VALW	V +19V_VIN	X	X	X	X	X	X
EC_SMB_CK2 EC_SMB_DA2	NECP388 +3VS	V +3VS	X	X	V +3VS	X	X	V +3VS	X	V +3VS
EC_SMB_CK4 EC_SMB_DA4	NECP388 +3VS	X	X	X	X	X	X	V +3VS	X	X
SOC_SMBCLK SOC_SMBDATA	PCH +3VALW	X	X	X	X	V +3VS	V +3VS	X	X	X
SOC_SML0CLK SOC_SML0DATA	PCH +3VALW	X	X	X	X	X	X	X	X	X
EC_SMB_CK2 EC_SMB_DA2	PCH +3VS	V +3VS	X	X	V +3VS	X	X	X	X	X

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	OFF	OFF	OFF	OFF

CPU

UC1 B 8145U@ QOK9 W0 2.1G BGA SA0000C0R20	UC1 I5 8285U@ QQTG W0 1.6G BGA SA0000C0R20	UC1 I7 8565U@ QOK6 W0 1.8G BGA SA0000C0R20
UC1 B 8145U_R3@ SRD1V W0 2.1G SA0000C0R30	UC1 I5 8285U_R3@ SREJ3 W0 1.6G SA0000C0R30	UC1 I7 8565U_R3@ SREJP W0 1.8G SA0000C0R30

DRAM S540

ZZZ S4G_S540@ K4A8G18WC-BCTD X7680538L05	ZZZ H4G_S540@ HSAN8G9NCR-KVC X7680538L04	ZZZ M4G_S540@ MT40A51TAM18LY-075:E X7680538L05
--	--	--

DRAM C340

ZZZ3 S4G_C340@ K4A8G18WC-BCTD X7680538L05	ZZZ H4G_C340@ HSAN8G9NCR-KVC X7680538L04	ZZZ1 M4G_C340@ MT40A512M18LY-075:E X7680538L05
---	--	--

PCB

ZZZ PCB@ PCB 2GA LA-H081P REV0 MB 4 DA8051HA000

X4E X4E_S540_14

ZZZ X4ES540@ X4E_S540_14 X4EAT638L5T
--

X4E_C340_14

ZZZ X4EC340@ X4E_C340_14 X4EAT638L0T
--

GPU

UV1 N17S_G0@ N17S-G0-A1 SA0000CC060	UV1 N17S_G2@ N17S-G2-A1 SA0000CC060
---	---

VRAM S540

ZZZ VH4G_S540@ H5GCH24AJR-R2C X7680538L01	ZZZ VM4G_S540@ MTS1J256M32HF-80:B X7680538L03
---	---

VRAM C340

ZZZ VH4G_C340@ H5GCH24AJR-R2C X7680538L01	ZZZ VM4G_C340@ MTS1J256M32HF-80:B X7680538L03
---	---

-PowerMap_KBL_DDR4_Volume_NON CS]



G3->S0

S0->S3/DS3

S0/DS3->S0

S0->S5





Table 5-13. DDI Disabling and Termination Guidelines


Port	Strap	How to Enable Port?	How to Disable Port?
Port 1	DDPB_CTRLDATA	Pull up to 3.3 V with 2.2-k ohm $\pm 5\%$ resistor	No Connect
Port 2	DDPC_CTRLDATA	Pull up to 3.3 V with 2.2-k ohm $\pm 5\%$ resistor	
Port 3	DDPD_CTRLDATA	Pull up to 3.3 V with 2.2-k ohm $\pm 5\%$ resistor	
Port 4	DDPF_CTRLDATA	Pull up to 3.3 V with 2.2-k ohm $\pm 5\%$ resistor	

< Compensation PU For eDP >



<HDMI>




HDMI DDC (Port 2)




< Test Point for CMC Debug >

Security Classification		Compal Secret Data		Title	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	WHL-U(1/12)DDI.EDP.MISC.CMC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	02
				Date:	Monday, October 22, 2018
				Sheet	6 of 53

Non-Interleaved Memory



Security Classification		Compal Secret Data	
Issued Date	2018/04/09	Deciphered Date	2019/04/09
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT SECRET AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		File WHU-U(2/12)DDR4 Doc# Document Number LA-H081P Date: Monday, October 22, 2018	



Note: The internal pull-up is disabled when RSMRST# is asserted (during reset) and only enabled after RSMRST# de-assertion

SML1ALERT#/
PCHHOT#/GPP_B23



- If USB 3.1 Port 1 is used for 4-wire DCI.OOB (BSSB), and alternate functionality is also used on the pin, pull up to V3.3S with >100K resistor to avoid noise.
- If USB 3.1 Port 1 is used for DCI.OOB (BSSB) 4-wire BSSB, and NO alternate functionality is used, leave float.
- If DCI.OOB (BSSB) 2+2 functionality is used, pull up to V3.3S with a 4.7K resistor

SML0ALERT# (Internal Pull Down):



eSPI or LPC

0 = LPC is selected for EC ==> Default



1 = eSPI is selected for EC







RPC1, RPC3 and RC30 are close to UC3



< SPI ROM - 16M >



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	WHL-U(3/12)SPI,SMB,LPC,ESPI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-H081P
				Date	Monday, October 22, 2018
				Sheet	8 of 53
				Rev	0.2






SPKR (Internal Pull Down):










TOP Swap Override

0 = Disable TOP Swap mode. ==> Default



1 = Enable TOP Swap Mode.







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	WHL-U(4/12)HDA,EMMC,SDIO,CSI2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-H081P
				Date:	Monday, October 22, 2018
				Sheet	9 of 53




INPUT3VSEL	I	<p>Strapped high if PCH's VCCDSW_3P3 rail is 3.0V +/-5%; else PCH's VCCDSW_3P3 rail is 3.3V +/- 5%. This pin is in the VCCPRIM_3P3 well.</p> <p>Note: When strapped for 3.0V operation, it is expected that the rest of the platform's 3.3V rails are at 3.0V (e.g. the battery is a 1S configured battery) and that components can function properly at 3.0V.</p>
------------	---	---




+1.8VALW TO +1.8VS



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title WHL-U(8/12)Power		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-H081P	0.2
				Date:	Monday, October 22, 2018	Sheet 13 of 53




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2018/04/09	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		2019/04/09		WHL-U(9/12)Power	
Date:		Monday, October 22, 2018		Rev 0.2	
Sheet		14 of 53		LA-H081P	





Trace Length Match < 25 mils

SVID ALERT






SVID DATA






Trace Length Match < 25 mils

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				WHL-U(10/12)Power,SVID	
Size	Custom	Document Number	LA-H081P	Rev	02
Date:	Monday, October 22, 2018	Sheet	15	of	53



Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				WHL-U(11/12)GND					
				Size	Document Number		Rev 0.2		
				Custom	LA-H081P				
				Date:	Monday, October 22, 2018		Sheet	16	of 53



DFX Privacy Strap

CFG3

- 1 : Disabled;
Set DFX disable bit in debug interface MSR
- 0 : Enabled;
Set DFX enable bit in debug interface MSR


Display Port Presence Strap

CFG4

- 1 : Disabled;
No Physical Display Port at tachedt o E mbedded Dsplay port
- 0 : Enabled;
An external Display Port device is connected to the Embedded Display Port


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				WHL-U(12/12)CFG,RSVD	
Size	Document	Number	Rev	LA-H081P	
Custom				0.2	
Date:	Monday, October 22, 2018			Sheet	17 of 53

Interleaved Memory




- [7:20] DDR_A_MA0..16
- [7] DDR_A_DQS#0..7
- [7] DDR_A_DQS#0..7
- [7] DDR_A_Q#0..63

CLOCK TERMINATION




Co-located for SDP / DDP Memory DIE







On Board RAM - Data Mapping

U4	D0	U2	DQ	U3	DQ	U1	DQ
DQL0	D13	DQL0	D29	DQL0	D43	DQL0	D60
DQL1	D12	DQL1	D25	DQL1	D40	DQL1	D61
DQL2	D11	DQL2	D27	DQL2	D42	DQL2	D62
DQL3	D8	DQL3	D24	DQL3	D41	DQL3	D57
DQL4	D10	DQL4	D30	DQL4	D47	DQL4	D58
DQL5	D9	DQL5	D28	DQL5	D45	DQL5	D56
DQL6	D14	DQL6	D31	DQL6	D46	DQL6	D59
DQL7	D15	DQL7	D26	DQL7	D44	DQL7	D63
DQU0	D6	DQU0	D22	DQU0	D38	DQU0	D50
DQU1	D1	DQU1	D17	DQU1	D37	DQU1	D52
DQU2	D7	DQU2	D23	DQU2	D35	DQU2	D51
DQU3	D5	DQU3	D20	DQU3	D32	DQU3	D48
DQU4	D3	DQU4	D19	DQU4	D33	DQU4	D54
DQU5	D4	DQU5	D16	DQU5	D36	DQU5	D53
DQU6	D2	DQU6	D18	DQU6	D39	DQU6	D55
DQU7	D0	DQU7	D21	DQU7	D34	DQU7	D49





Layout Note: Place near JDIMM1

Note: Check voltage tolerance of VREF_DQ at the DIMM socket




Reverse Type










2-3A to 1 DIMMs/channel


















JDIMM1 ADDRESS (PLACE CLOSE TO DIMM)



[7.18] DDR_A_MAP.146





GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64/ GB2-64	1.0 μ F	X6S	0402	Under GPU
	4.7 μ F	X6S	0603	Near GPU
	10 μ F	X5R	0805	Midway between GPU and Power Supply
	22 μ F	X5R	0805	Midway between GPU and Power Supply

Table 6. PEX Core and IO Supply Decoupling and Filtering

GPU	Capacitor Type	Population			
		Footprint	N16	N12	Location
N16 PEX_I0VDD	(N17 PEX_DVDD)	Supply Rail			
G82B-64, G82C-64	1.0 μ F	X65	0402	1	Under GPU
	4.7 μ F	X65	0603	0	1 Under GPU
	4.7 μ F	X65	0603	0	2 Near GPU
	10 μ F	X65	0805	0	2 Midway between GPU and Power Supply
	22 μ F	X65	0805	1	Midway between GPU and Power Supply
N16 PEX_I0VDD2	(N17 PEX_HVDD)	Supply Rail			
G82B-64, G82C-64	1.0 μ F	X65	0402	1	4 Under GPU
	4.7 μ F	X66	0603	1	2 Near GPU
	10 μ F	X65	0805LP	1	2 Midway between GPU and Power Supply
	22 μ F	X65	0805LP	1	1 Midway between GPU and Power Supply

Table 3-18. PEX_SVDD_3V3 and PEX_PLL_HVDD Decoupling

Capacitor Type		Footprint	Population	Location
0.1 μ F	X7R	0402	1	Near GPU
4.7 μ F	X5R	0603	2	Near GPU

```
To POWER
trace width: 16mils
differential voltage sensing.
differential signal routing.
```

Table 7. PEX PLLs Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population		Location
			N16	N17	
PEX_PLLVDD Supply Rail					
GZB-64	0.1 μ F	X7R	0402	1	N/A Under GPU
	1.0 μ F	X5R	0805	1	N/A Near GPU
	4.7 μ F	X5R	0805	1	N/A Near GPU
PEX_VDDVDD_V13 Supply Rail					
GZB-34	4.7 μ F	X5R	0803	2	N/A Near GPU

Table 3-17. PEX_PLLVDD Decoupling

Capacitor Type		Footprint	Population	Location
0.1 μ F	X7R	0402	1	Under GPU
1.0 μ F	X5R	0603	1	Near GPU
4.7 μ F	X5R	0805	1	Near GPU

DAC_A





Table 8. Other PLLs Power Decoupling and Filtering

GPU	Type	Footprint	N16	N17	Location
PLLVD (N17: KS_PLLVD) Supply Rail					
GB2B-64, GB2C-64	0.1 μ F X7R	0402	1	0	Under GPU
	22 μ F X5R	0805	1	0	Near GPU
Bead Type					
	L2=30 Ω (ESR=0.05 Ω)	0402	1	0	Near GPU
SP_PLLVD and VID_PLLVD Combined Supply Rails					
GB2B-64, GB2C-64	0.1 μ F X7R	0402	2	0	Under GPU
	10 μ F X5R	0603	0	0	Near GPU
	47 μ F X5R	0805	0	0	Near GPU
Bead Type					
	L2=300 Ω (ESR=0.2 Ω)	0603	1	0	Near GPU



GPU Package	PLL Rail	Capacitor Type	Footprint	Population	Location
GB2-64, GB2B-64, GB4B-128	PLLVD	0.1 μ F	X7R	0402	1
		22 μ F	X5R	0805	1
Bead Type					
		30 Ω (ESR=0.05 Ω)	0402	1	Near GPU





Table 3-33. SP_PLLVD Power Rail Filtering¹


GPU Package	PLL Rails	Capacitor Type	Footprint	Population	Location
GB2-64	SP_PLLVD	0.1 μ F	X7R	0402	1 per ball
GB2B-64	(+ VID_PLLVD)	10 μ F	X5R	0603	1
GB4B-128		47 μ F	X5R	0805	1
GB3B-256					
Bead Type					
		300 Ω (ESR=0.2 Ω)	0603	1	Near GPU

Note:
1. SP_PLLVD and VID_PLLVD power rails can be combined for customers who either do not use VGA display or uses VGA display with maximum resolution lower than 8024 x 768 with a 240 Hz refresh rate.


IFPC



IFPD



X'TAL



GPU_Decoupling CAPs @ Power Page










Table 4. Frame Buffer Core and IO Decoupling and Filtering


GPU Type	Capacitor Type	Footprint	Population	Location
FBVDDQ Supply Rail for GDDR5				
GB2B-64, GB2C-64	0.1 μ F	X7R 0402	2 0	Under GPU
	1 μ F	X7R 0603	2 8	Under GPU
	4.7 μ F	X6S 0603	2 0	Under GPU
	10 μ F	X6S 0603	0 2	Under GPU
	10 μ F	X6S 0603	1 1	Near GPU
	22 μ F	X6S 0603W	1 3	Near GPU





16.3.3 Internal Thermal Sensor Interface

The internal thermal sensor can be accessed through the FCS interface as described in the FC chapter. This interface is compliant with the System Management Bus (SMBus) Specification (Version 2.0). The interface supports PEC and SMBus Timeout as well as Read Byte and Read Byte with PEC. Writes to the internal thermal sensor registers through the FCS interface by the system is not supported. The default port address to access the internal thermal sensor over the FCS is 0x9E. Table 16-1 describes the byte-wise registers accessible through the FCS interface.



35-11-2019 14:56:00

Allowance					
-----------	--	--	--	--	--

Memory Density	Allowed Memory Configuration	FBDVDDQ	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Data Code Alert	Qual Plan	Status
8 Gb	256Mb/32 512Mb/16	1.35V	Micron	MT17J256M03HF-80:B	B-die	0x9	8 Gbps	N/A	Full	Production
			Hynix	H5G8C244JR-R2C	A-die	0x4	8 Gbps	N/A	Full	Production

Table 5.3 RAMCFG

Strap Pins ¹ 4 ² 5 ³ 6			RAMCFG Setting Number	
STRAP1	STRAP2	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)	
L	L	L	0	(0x0000)
L	L	H	1	(0x0001)
L	H	L	2	(0x0002)
L	H	H	3	(0x0003)
H	L	L	4	(0x0004)
H	L	H	5	(0x0005)
H	H	L	6	(0x0006)
H	H	H	7	(0x0007)
L	L	M	8	(0x0008)
L	H	M	9	(0x0009)
L	M	M	10	(0x000A)

Table 4. N175-G1 GDORS Recommended Memories

Allowed				
---------	--	--	--	--

Memory Density	Memory Configuration	Firmware	Vendor	Manufacturer Part Number	Die Size	Storage Type	Memory Capacity	Code Size	Qspi Flash	Uart	Programmer
8 Gb	256Mb/32 Mbit/6Kb	1.35V	memory forming	MT32L256M2DF-70-A	A die	QSPI	8 Gbps	N/A	Full	Yes	Production ready
			micosc	MT32L256M2DF-70-A	A die	QSPI	8 Gbps	N/A	Full	Production ready	
			micosc	MT32L256M2DF-40-A	A die	QSPI	8 Gbps	N/A	Full	Saturation allowed with wafer	
			hyphix	H5SC62H4MR-RXC	B die	D	7 Gbps	N/A	Full	Post production ready	
			hyphix	H5SC62H4MR-RXC	B die	D	7 Gbps	N/A	Full	Saturation allowed with wafer	
			micosc	MT32L256M2DF-70-B	B die	QSPI	7 Gbps	N/A	Full	Post production ready	
			memory forming	MT32L256M2DF-70-B	B die	QSPI	8 Gbps	N/A	Full	Yes	Production ready
			micosc	MT32L256M2DF-70-B	B die	QSPI	8 Gbps	N/A	Full	Production ready	
			micosc	MT32L256M2DF-70-B	B die	QSPI	8 Gbps	N/A	Full	Saturation allowed with wafer	

RAM_CFG	STRAP2	STRAP1	STRAP0
Dw00 (L4L) R2G			
Dw01 (L4R)			
Dw02 (L4L)			
Dw03 (L4R)			
Dw04 (R4L) M2G			
Dw05 (R4R) R2G			
Dw06 (R4L)			
Dw07 (R4R)			
Dw08 (L4R)			

	R0M_S1	R0M_S0	R0M_SCLK	STRAP3	STRAP4	STRAP5
Strap4	<div> <div>RV2469</div> <div>NT7520</div> </div> <div> <div>SRES 1169K 100K = 5% 0402</div> </div>	<div> <div>RV2468</div> <div>NT7520</div> </div> <div> <div>SRES 1169K 100K = 5% 0402</div> </div>	<div> <div>RV2471</div> <div>NT7520</div> </div> <div> <div>SRES 1169K 100K = 5% 0402</div> </div> <div> <div>RV81</div> <div>NT7520</div> </div> <div> <div>SRES 1169K 100K = 5% 0402</div> </div>	<div> <div>RV2477</div> <div>NT7520</div> </div> <div> <div>SRES 1169K 100K = 5% 0402</div> </div>	<div> <div>RV2478</div> <div>NT7520</div> </div> <div> <div>SRES 1169K 100K = 5% 0402</div> </div>	<div> <div>RV2482</div> <div>NT7520</div> </div> <div> <div>SRES 1169K 100K = 5% 0402</div> </div>



Row	Crash Desc. see Note	Resulting SORx EXPOSED E
-----	----------------------	--------------------------

[illegible]

Case	Notes	Functions Selected by This Strategy
------	-------	-------------------------------------

Strap Pins			Function selected by this strapping			
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	1	0
L	H	L	0	0	1	0
L	H	H	0	0	1	1
H	L	L	0	1	0	0
H	L	H	0	1	0	1
H	H	L	0	1	1	0
H	H	H	0	1	1	1

Security Classification		Compul Secret Data		Compul Electronics, Inc.	
Issued Date	2017/10/27	Declassified Date	2019/04/09	File	NY(45)-GPI0/Strap
<small>THIS PAGE IS A SUMMARY OF THE INFORMATION CONTAINED IN THE ORIGINAL DOCUMENT. IT IS THE PROPERTY OF COMPUL ELECTRONICS, INC. AND, CONSEQUENTLY, IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.</small>				Date	LA-8081P



From DG-07158-001_v05_secured(NVDIA Spec)

7.1.8 CKE* Signal

Two copies of the clock enable signal (CKE*) are provided for each memory partition of the GPU (Figure 7-4). These are connected to two DRAM components in the standard mode as point-to-point connections. The two signals are shared in the clamshell mode that will have four DRAM components (Figure 7-5). The CKE* signal requires a 10 k Ω pull-up resistor. This pull-up placement is not critical. The ODT is not provided for these signals.




Figure 7-4. Clock Enable (CKE*) Signal Connection, x32 Mode

7.1.7.3 RST* Signal

Each channel (32-bit interface) of the GPU provides a single reset signal (Figure 7-3). This is connected to one DRAM component in the standard mode and two DRAM components in the clamshell mode. This signal requires one 10 k Ω pull-down resistor in standard mode or in clamshell mode. The placement of this pull-down resistor should be at the end of the daisy-chain of this trace. The ODT is not provided for this signal.




Figure 7-3. Reset Signal Connection


GPU Package	Rail	Capacitor Type	Footprint	Population	Location
GB2-64/ GB2B-64	FBx_PLL_AVDD and FB_DLL_AVDD Combined	0.1 μ F	X7R	2	Under GPU
		22 μ F	X5R	1	Near GPU
		Bead Type			
		30 Ω (ESR=0.010 Ω)	0603	1	Near GPU

Table 5. Frame Buffer PLLs Decoupling and Filtering


GPU	Capacitor Type	Footprint	Population		Location	
			N16	N17		
FB PLL Supply Rail for GDDR5						
GB28-44,	0.1 μ F	X7R	0402	2	4	Under GPU
GB2C-44	22 μ F	X6S	0805	1	1	Near GPU
Bead Type						
	30 Ω (ESR=0.010 Ω)	0603	1	1		Near GPU

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/10/27	Deciphered Date	2019/04/09	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NV(S/S)-MEMORY FBA		
				Size	Document Number	Rev
				LA-H081P		0.2
Date:				Monday, October 22, 2018	Sheet	25 of 53

+3VS to +3VS_DGPU



+3VS to +3VS_DGPU_AON



7.3.2.1 Power-Up Sequence


The following power-up sequence is required:

1V8_AON → 1V8_MAIN → NVVDD → NVVDDS / PEX_DVDD → FBVDD(Q)

► All GPU power rails must ramp up after 1V8_AON.

► FBVDD(Q) should ramp up after NVVDDS and PEX_DVDD.

All other 1.8V power rails can ramp up with 1V8_MAIN including PEX_HVDD and all PLLVDD rails; all other 1V power rails can ramp up with PEX_DVDD.



re 7.5 Example of Power-Up Sequencing Order

7.3.2.2 Power-Down Sequence




Table 7. Output EDP-Continuous

	NVVDD	GPU FBIO	FB Total ¹	1.0V Total ¹	1.8V Total ²
	—	1.35V ⁴	1.35V ⁴	1.0V ⁴	1.8V ⁴
Product	(A)	(A)	(A)	(A)	(A)
N17S-LG	15.4	2.5	5.0	0.1	0.2
N17S-G1	30.0	3.0	5.6	0.1	0.3
N17S-G0 ⁶	27.8	3.2	5.8	0.2	0.5
N17S-G2 ⁶	28.6	3.2	5.8	0.2	0.5




Figure 8.9 GC OFF Entry/Exit Timing Diagram

Table 8.1 GC OFF Timing Parameters


Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PWR_EN=0	>0	5	ms
T1	All GPU power rail up and stable to PEX_RST# de-assertion	0.1	5	ms

VRAM Memory Partition A







Table 7-4. GDDR5 Mode H Mapping

GB2-64, GB2B-64, GB4B-128 Channel 0 0..31				GB2-64, GB2B-64, GB4B-128 Channel 1 32..63			
CMD0	C5*	CMD16	C5*	CMD0	C5*	CMD16	C5*
CMD1	A3_BA3	CMD17	A3_BA3	CMD1	A3_BA3	CMD17	A3_BA3
CMD2	A2_BA0	CMD18	A2_BA0	CMD2	A2_BA0	CMD18	A2_BA0
CMD3	A4_BA2	CMD19	A4_BA2	CMD3	A4_BA2	CMD19	A4_BA2
CMD4	A5_BA1	CMD20	A5_BA1	CMD4	A5_BA1	CMD20	A5_BA1
CMD5	WE*	CMD21	WE*	CMD5	WE*	CMD21	WE*
CMD6	A7_A8	CMD22	A7_A8	CMD6	A7_A8	CMD22	A7_A8
CMD7	A6_A11	CMD23	A6_A11	CMD7	A6_A11	CMD23	A6_A11
CMD8	AB1*	CMD24	AB1*	CMD8	AB1*	CMD24	AB1*
CMD9	A12_RFU	CMD25	A12_RFU	CMD9	A12_RFU	CMD25	A12_RFU
CMD10	A0_A10	CMD26	A0_A10	CMD10	A0_A10	CMD26	A0_A10
CMD11	A1_A9	CMD27	A1_A9	CMD11	A1_A9	CMD27	A1_A9
CMD12	RA5*	CMD28	RA5*	CMD12	RA5*	CMD28	RA5*
CMD13	RST*	CMD29	RST*	CMD13	RST*	CMD29	RST*
CMD14	CKE*	CMD30	CKE*	CMD14	CKE*	CMD30	CKE*
CMD15	CAS*	CMD31	CAS*	CMD15	CAS*	CMD31	CAS*



Notes:
1. Not available in GB2-64 and GB2B-64 packages.
2. GPU debug pins not connected to U6A0; see section 7.1.13.



HDMI




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	HDMI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE CONTENTS DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-H081P	0.2
				Date: Monday, October 22, 2018	Sheet	29 of 53



Note: The real behavior of BT_DISABLE are
BT_DISABLE=LOW, BT=OFF
BT_DISABLE=HIGH, BT=ON

PCH EDS : M.2 CNV Mode Select
GPP_F6/CNV_RGI_DT
0 = Integrated CNVi enable.
1 = Integrated CNVi disable.





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	NGFF WLAN / BT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-H081P	0.1
Date: Monday, October 22, 2018				Sheet	30	of 53

SSD(TYPE M)



SSD PCIE

SSD SATA




NGFF_SSD_PEDET#
H : PCIE Interface
L : SATA Interface
Fellow 543016_SKL_U_Y_PDG_0_9

SSD(TYPE M)




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SSD
Size	Document	Number	Rev	0.2
C	LA-H081P			
Date:	Monday, October 22, 2018	Sheet	31	of 53


CX11880




Speaker




ESD




EMI




Combo Jack (Normal Open)




+5VS --> +5VDDA_CODEC




+3VS --> +10VDD_CODEC





+3VS --> +3VDD_CODEC




+1.8VS --> +1.8VDD_CODEC



PC BEEP




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/05/04	Deciphered Date	2019/04/09	Title
				HD Audio Codec CX11880
				Size Document Number
				Custom LA-H081P
				Date: Tuesday, October 23, 2019
				Sheet 32 of 53



Keyboard BackLight_SELECT


Function	KBL_ID
KBL	1
NO KBL	0

PH on KB side




Security Classification		Compal Secret Data		Title	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	EC KB9022QD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size: Document Number	Rev 0.2
				Custom	LA-H081P
				Date: Monday, October 22, 2018	Sheet 33 of 53


Finger printer




Touch Pad




Keyboard Backlight





Keyboard




BATT LED




THERMISTOR



FAN




G-Sensor




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2017/5/3	Deciphered Date	2019/04/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN / Thermal Sensor	
Size	Document Number	LA-H081P		Rev 0.2	
Date: Monday, October 22, 2018		Sheet 35 of 53			


USB3.0_Port (AOU_Port)




USB Charge switch



USB3.0_Port
















I/O CONN



Security Classification	Compul Secret Data		Title		Compul Electronics, Inc.	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	IO board		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC. THE USER OF THIS DRAWING AGREES TO HOLD COMPUL ELECTRONICS, INC. HARMLESS FROM ANY AND ALL LIABILITY OR DAMAGES THAT MAY BE INCURRED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.				Size	Document Number	Rev
				Copies	LA-H081P	0.2
Date				Month, October 22, 2016		
				Sheet	36	of 53


USB3.0_Port

TI @	 UT4 TI@ SN6SLVPE502ARGER	 RT48 TI@ 0.0402_5%	 RT22 TI@ 0.0402_5%	 RT49 TI@ 4.7K_0402_5%	 RT50 TI@ 4.7K_0402_5%	 RT51 TI@ 4.7K_0402_5%
PA@	 UT4 PA@ PSB713BTQFN24GTR2-A2	 RT25 PA@ 4.7K_0402_5%				
PE@	 UT4 PE@ PI9EX7550AIZDEX TQFN24	 RT49 PE@ 4.7K_0402_5%	 RT24 PE@ 4.7K_0402_5%	 RT28 PE@ 4.7K_0402_5%		




Security Classification	Compal Secret Data					
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title Type-C USB redriver		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-H081P	0.2
				Date:	Monday, October 22, 2018	Sheet 37 of 53

TYPE-C - CC+MUX (RTS5448-GR)




MUX MISC.




Power switch enable pin	Note
Low Active	RT7/RT10 mount
High Active	RT10 mount, RT7 don't mount

Power switch OCP pin	Note
Low Active	RT8/RT11 mount
High Active	RT11 mount, RT8 don't mount


TYPE-C CONNECTOR



USB2.0




ESD COMPONENTS




Security Classification			Compal Secret Data			Title			Compal Electronics, Inc.		
Issued Date			2018/04/09			Deciphered Date			2019/04/09		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.									Type-C		
Doc. Number			LA-H081P			Rev. 0.2					
Doc. Name			LA-H081P			Rev. 0.2					


DC to DC





DISCHARGE CIRCUIT




MISC.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	DC to DC / Discharge / MISC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-H081P
				Date:	Monday, October 22, 2018
				Sheet	39 of 53
				Rev	0.2




Security Classification		Compal Secret Data		Compal Electronics, Inc. PWR- DCIN / Vin Detector		
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPTS AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	KBL	0.1
				Date:	Monday, October 22, 2018	Sheet 40 of 53



PH201 under CPU botten side :
CPU thermal protection at 93 +-3 degree C
Recovery at 56 +-3 degree C





```
Module model information
ISL95520A_Hybrid_Boost_V2.mdd
```



SY8286B_V3_single.mdd
SY8286B_V3_dual.mdd

Check pull up resistor of SPOK at HW side

Fsw : 600K Hz EN1 and EN2 dont't be floating.
EN : H>0.8V ; L<0.4V



Use 7x7x3 size when the layout space is enough.

Vout is 3.234V~3.366V


TDC=6A

$$I_{ocp}=10A$$

SY8286C_V3_single.mdd
SY8286C_V3_dual.mdd

EN1 and EN2 dont't be floating.
EN :H>0.8V ; L<0.4V

F_{SW} : 600K Hz



Vout is 4.998V~5.202V

TDC=8A


Diagram illustrating the structure of the **5' UTR** (Untranslated Region) of the **5' ALW** (Anticodon Loop) region. The diagram shows a sequence of nucleotides with a **JUMP 43X118** indicated. The sequence starts with **+5VALWP** and ends with **+5VALW**. The sequence is divided into two segments by a jump, with positions 1 and 2 marked. The sequence is shown in a blue box.

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	+3VALW/+5VALW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom		0
Date:				Monday, October 22, 2018	Sheet	43 of 53


```
RT8207P_single_V3.mdd    For Single layer
RT8207P_dual_V3.mdd     For Dual layer
```

```
RT8207P_single_V3.mdd    For Single layer
RT8207P_dual_V3.mdd     For Dual layer
```


0.675Volt	+/-	5%
TDC	0.7A	
Peak Current	1A	




Switching Frequency: 540kHz
Ipeak=8A
Iocp~9.6A
OVP: 113%~120%
VFB=0.75V, Vout=1.3545V

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	RT8207P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.1
				Custom		
Date: Monday, October 22, 2018				Sheet	44 of 53	

APL5930_V2.mdd



SY8286_V2_single.mdd
SY8286_V2_dual.mdd





The current limit is set to 6A, 9A or 12A when this pin is pull low, floating or pull high.



$$\begin{aligned} V_{out} &= 0.8V * (1 + R_{up}/R_{down}) \\ &= 0.8 * (1 + (10/38.3)) \\ V_{out} &= 1.008V \end{aligned}$$

Security Classification	Compal Secret Data			Compal Electronics, Inc. SY8286	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				C	
				Date:	Monday, October 22, 2018
				Sheet	46 of 53



H/S AON6280:
R DS(ON) (at V GS =10V) < 6.8m
R DS(ON) (at V GS =4.5V) < 10.5m
L/S AON6214:
R DS(ON) (at V GS =10V) < 2.8m
R DS(ON) (at V GS =4.5V) < 3.5m

VCC_CORE
FSW=450kHz
Choke=0.15uH
DCR=0.9 mohm +/- 5%

VCC_GT
FSW=450kHz
Choke=0.15uH
DCR=0.9 mohm +/- 5%

VCC_SA
FSW=600kHz
DCR=6.2 mohm +/- 5%

U22
LI=2.4 mohm
TDC=21A
ICCMAX=32A
OCP=40A



U22
LI=3.1 mohm
TDC=18A
ICCMAX=31A
OCP=39A

U22
LI=10.3 mohm
TDC=4A
ICCMAX=5A
OCP=10A

U42
LI=2.4 mohm
TDC=42A
ICCMAX=64A
OCP=70A

U42
LI=3.1 mohm
TDC=12A
ICCMAX=28A
OCP=39A

U42
LI=10.3 mohm
TDC=4A
ICCMAX=5A
OCP=10A



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	CPU Power stage
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	D.1
				Date	Monday, October 26, 2018
				Sheet	48 of 88



SA
pop:
22uF_0603*10
1uF_0201*7
unpop:
22uF_0603*2

330uF*1
22uF*37
1uF*9
0.47uF*4
unpop:
22uF *7
1uF*1

2017/06/06
VCORE Output Capacitor:
U42
22uF_0603*41
1uF_0201*35
330uF *2
UNPOP
22_0603*1

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2018/11/04	
2018/10/10		2018/11/04		EH5AW M/B LA-G521P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT. ANY USE OR DISCLOSURE OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.		Document Number		Rev	
EH5AW M/B LA-G521P		49		0.1	
Date: Monday, October 22, 2018		Sheet		53	

R1, R2, R3, R4, R5, C are based on VGA type to set.

$V_{boot} = V_{vref} * R_{ref2} / (R_{ref1} + R_{ref2} + R_{boot})$
 $R_t = R_{ref2} // (R_{boot} + R_{ref2})$
 $V_{min} = V_{vref} * [R_{ref2} / (R_{ref2} + R_{boot})] * [R_t / (R_{ref1} + R_t)]$
 $V_{max} = V_{vref} * R_{ref2} / [(R_{ref1} // R_{ref2}) + R_{boot} + R_{ref2}]$
 $V_{out} = V_{min} + N * V_{step}$
 $V_{step} = (V_{max} - V_{min}) / N_{max}$


PSI pull up on HW side
+1.8VGS_+3VGS_AON

OpenVReg Configurations: (PSI pin)

Operation phase Number	PSI Voltage setting
1 phase with DEM	0V to 0.4V
1 phase with CCM	0.7V to 0.88V
2 phase with DEM	1.08V to 1.35V
2 phase with CCM	1.6V to 5.5V

PWM VID and Output voltage control
 1. Boot mode
 2. Standby mode (don't support)
 3. Normal mode

Module model information:
RT8816A-2P_NVVDDS_V2A.mdd for IC portion
RT8816A-2P_NVVDDS_V2B.mdd for SW portion



Remark:
 1. Switching frequency setting: (Ton pin)
 $F_{sw} = (V_{in} - 0.5) / (2 * V_{in} * R_{ton} * 3.2p)$
 $= 352KHz$

For debug only,
 HW side need other resistor

Current Limit threshold setting
 $R_{ocset} = (I_{valley} * R_{ds(on)} * 12) / I_{ocset}$

N16S-GTR
+VGA_CORE
 EDP-Continuous 26.5A
 EDP-Peak 53A
 OCP min 63.6A


N17S-G1
+VGA_CORE
 EDP-Continuous 29.7A
 EDP-Peak 59.2A
 OCP min 71.1A

+VGA_CORE
GB4-128 package

Under GPU Core

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA_CORE	
				Size	Document Number
				Custom	VGA_CORE
Date: Monday, October 22, 2018				Sheet	50 of 53

SY8286_V1_single.mdd
SY8286_V1_dual.mdd



Version change list (P.I.R. List)

Page 1 of 1
for PWR

Item	Reason for change	PG#	Modify List	Date	Phase
1	To avoid shortage issue and fix BOM error		Add PR407(SD028000080,S RES 1/16W 0 +-5% 0402) Change PQ1661 PN from SB000012900 to SB000011200	2018/07/31	EVT
2	Modify BOM for X1 code		Change PQ314 from SB00000ST00 to SB000009Q80	2018/08/10	DVT
3	Modify BOM for X1 code		Change PC315,PC411,PC702,PC1202 from 680P_0603_50V7K to 680P_0402_50V7K	2018/08/10	DVT
4	Modify Vin detector setting for 4 cell battery		Change PR306 from 287K_0402_1% to 392K_0402_1%	2018/08/16	DVT
5	Change Battery connector P/N		Change JBATT1 to ACES 60757-00802-001	2018/08/16	DVT
6	Change +3VALWP IC solution		Change PU401 from SY8286BRAC to SY8386BRHC	2018/08/16	DVT
7	Change +1.05VALWP & +1.35VGSP IC solution		Add PR1209(SD034100180,S RES 1/16W 1K +-1% 0402) Change PU701 & PU1201 from SY8286RAC to SY8386RHC	2018/08/16	DVT
8	Charger IC Vendor suggestion		Change PR330 from 349_0402_1% to 100_0402_1% Change PC321 from 0.015U_0402_25V7K to 0.033U_0402_25V7K Change PR333 from 182K_0402_1% to 150K_0402_1%	2018/08/27	DVT
9	Follow cost down action		Change PC9120,PC9126,PC9127,PC9129 from 0.47U_0201_4V6M to 0.47U_0201_6.3V6K	2018/08/27	DVT
10	Change PQ311 P/N		Change PQ311 P/N from SB00001IL00 to SB00001C500	2018/08/27	DVT
11	Charger IC Vendor suggestion		PC307 & PC309 change from SE000005Z80(S CER CAP 0.22U 25V K X7R 0603) to SE00000WA00(S CER CAP 0.47U 25V K X5R 0402)	2018/08/27	DVT
12	Follow cost down action		PCZ19 change from SE000013J00(S CER CAP 0.22U 25V K X6S 0402) to SE000015W00(S CER CAP 0.22U 25V K X5R 0402)	2018/08/27	DVT
13	Follow cost down action		PCZ3,PCZ13,PCZ16 change from SE074104K80(S CER CAP 0.1U 50V K X7R 0402) to SE00000G880(S CER CAP 0.1U 25V K X5R 0402)	2018/08/27	DVT
14	Follow cost down action		PC505 , PC1204 change from SE00000W210(S CER CAP 0.1U 25V K X7R 0402) to SE00000G880(S CER CAP 0.1U 25V K X5R 0402)	2018/08/27	DVT
15	Fine tune for U42 CPU transient test result		Add PC9103, PC9187 ,PC9188 ,PC9189(22U_0603_6.3V6M)	2018/08/29	DVT
16	Follow HW request		Change PR826 from 100K to 10K	2018/08/29	DVT
17	Fine tune for U42 CPU transient test result		Change PRZ35 from 4.22K to 2.8K Change PRZ71 from 182K to 19.1K Change PCZ11 from 150p to 330p Change PRZ48 from 30K to 28K Change PRZ67 from 115 to 7.68K Change PRZ54 from 22.1K to 24.3K Change PRZ70 from 549K to 5.62K Change PRZ68 from 374 to 4.64K	2018/08/30	DVT
18	Fine tune for U22 CPU transient test result		Delete PC9101,PC9166,PC9167,PC9168,PC9169,PC9170,PC9171,PC9068,PC9080,PC9002,PC9003,PC9027,PC9034 for U22 CPU SKU	2018/09/05	DVT
19	To avoid RTC loos issue		Delete PR1(45.3K_0603_1%) Change PR2 from 1.5K_0603_1% to 0_0603_5%	2018/09/06	DVT
20	0 ohm change to short pad		Change PR304,PR305,PR332,PR407,PR413,PR508,PR511,PR709, PR601, PR606,PR705, PR711,PR803 to short pad	2018/10/11	PVT

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	Z BDW	0.1
				Date:	Monday, October 22, 2018	Sheet 52 of 53

A